VLSI LabSchool of Computer & Systems Sciences, JNU, New Delhi
Jawaharlal Nehru University, New Delhi

VLSI Lab

Research in VLSI design, nano electronics and low-power circuits for next-generation computing.

Meet our faculty →
VLSI

About

Very-Large-Scale Integration (VLSI) is a semiconductor technology that enables the integration of millions of transistors onto a single chip. The development of next-generation VLSI systems demands innovative approaches to transistor design, circuit implementation, chip architecture, fabrication, and verification, with a strong emphasis on achieving ultra-low-power and energy-efficient operation.

The VLSI Laboratory at the School of Computer and Systems Sciences, Jawaharlal Nehru University (JNU), focuses on advanced research in nanoscale devices, low-power and mixed-signal circuits, EDA tools, AI-driven VLSI design, neuromorphic computing, compute-in-memory (CIM), detectors, ultra-low-power sensors, and IoT hardware. The laboratory aims to advance energy-efficient semiconductor technologies through innovative design, fabrication, and verification. Its scholars and alumni contribute to leading research institutions, academia, and the global VLSI industry in India and abroad.

ASDr. Asutosh Srivastava
Faculty

Dr. Asutosh Srivastava

Assistant Professor · Chief Investigator, Chip 2 Startup (C2S) programme at JNU
VLSI / Nano-electronics, EDA tools, AI in VLSI design

Full profile

Collaboration

National Collaboration
🏛️

Inter-University Accelerator Centre (IUAC)

New Delhi, India

National Collaboration
🔬

INUP-i2i, IIT Delhi

Indian Nanoelectronics Users' Programme – Idea to Innovation, IIT Delhi, New Delhi, India

International Collaboration
🌏

Prof. Masahiro Fujita

VLSI Design and Education Center (VDEC), University of Tokyo, Japan

International Collaboration
🌎

Prof. Manoj Sachdev

Department of Electrical and Computer Engineering, University of Waterloo, Canada

Research Area


🔌

VLSI / Nano-electronics & EDA Tools in VLSI Design

Nanoscale devices, high-k dielectrics and next-generation lateral bipolar transistors for mixed-signal circuits, designed with industry-standard EDA flows using licensed Cadence and Synopsys tools through the C2S programme.

🤖

AI in VLSI Design

Applying machine learning to design, optimisation and verification of integrated circuits.

✅

VLSI Verification

Methods to verify chip designs at system, logic and circuit levels.

🧪

VLSI Technology

Investigation of next-generation fabrication techniques for etching and deposition of thin films, and lithography, in MIM, MOS and MOSFET devices with advanced feature sizes.

🧠

Ultra-Low-Power Neuromorphic Computing / Compute-in-Memory

Brain-inspired, ultra-low-power neuromorphic computing and design of compute-in-memory for intelligent systems and IoT.

📡

Ultra-Low-Power Sensors and IoT Hardware

Low-power sensors and ultra-low-power sensors circuits and systems for IoT applications.

Facilities

EDA Tools

The lab provides EDA VLSI design tools such as Cadence, Siemens and Synopsys. Through the Chip to Startup (C2S) programme, JNU UG, M.Tech and Ph.D. students get access to licensed tools from Cadence and Synopsys.

🧩

Cadence

Cadence Design Systems provides industry-standard EDA software for designing integrated circuits and systems. Its tools are widely used for analog and custom circuit design and layout, digital synthesis, place-and-route, simulation and verification.

💠

Siemens

Siemens EDA, formerly Mentor Graphics, provides EDA software used across the chip design flow. It is widely known for physical verification, simulation and functional verification, and design-for-test tools such as Calibre, Questa and Tessent.

🔷

Synopsys

Synopsys provides industry-standard EDA and semiconductor design software. Its tools are widely used for logic synthesis, place-and-route, simulation, timing analysis and circuit simulation, and for device and process modelling with TCAD.

Hardware

The lab has four desktop computers.

💻

HP Z4 G4 Workstation

Quantity: 1

Processor: Intel Xeon W-2133 CPU @ 3.60 GHz × 12

Memory: 15.1 GiB

Graphics: llvmpipe (LLVM 21.1.7, 256 bits)

Disk capacity: 2.0 TB

🖥️

HP Compaq LE1902x desktop

Quantity: 2

Processor: Intel Core i7-3770 CPU @ 3.40 GHz × 8

Memory: 15.4 GiB

Graphics: NV106

Disk: 377.8 GB

OS: 64-bit, GNOME 3.32.2

🖥️

Lenovo desktop

Quantity: 1

Processor: Intel Core i7-4790 CPU @ 3.60 GHz × 8

Memory: 5.5 GiB

Graphics: NV106

Disk: 249.6 GB

OS: 64-bit, GNOME 3.32.2

Experimental Characterization

🔬

AIRF

Advanced Instrumentation Research Facility, Jawaharlal Nehru University, New Delhi – 110067

The central instrumentation facility of JNU, which provides sophisticated instruments for sample analysis and experimental characterization to JNU and external researchers.

Research Profile

ASDr. Asutosh Srivastava
Assistant Professor

Dr. Asutosh Srivastava

School of Computer & Systems Sciences, Jawaharlal Nehru University, New Delhi · Room No. 12
asutosh@mail.jnu.ac.in · ashudel07@gmail.com

Qualifications

  • M.E., Electrical and Electronics Engineering, Nanyang Technological University, Singapore
  • Ph.D., Electronics and Telecommunication Engineering, Jadavpur University, Kolkata
  • Indo-US Science and Technology Forum (IUSSTF), Electrical Engineering, Yale University, USA

Areas of Interest / Specialization

VLSI / Nano-electronicsEDA tools in VLSI designAI in VLSI designVLSI verificationVLSI TechnologyNeuromorphic computing / compute-in-memory

Chip to Startup (C2S) Programme

Chief Investigator at JNU for the Chip to Startup (C2S) programme under MeitY, Government of India. Through C2S, JNU UG, M.Tech and Ph.D. students get access to licensed VLSI design tools such as Cadence and Synopsys.

Experience

Assistant Professor, School of Computer & Systems Sciences, JNUFeb 2014 – present
Associate Professor, Dept. of Electronics & Communication Engineering, PDPM Indian Institute of Information Technology, Design and Manufacturing (IIITDM), Jabalpur2012 – 2014
Assistant Professor, Dept. of Electronics & Communication Engineering, PDPM Indian Institute of Information Technology, Design and Manufacturing (IIITDM), Jabalpur2009 – 2012
Lecturer, Electrical & Electronics Engineering Dept., BITS PilaniDec 2005 – 2009

Latest Publications with Students

Journal Papers

  • S. Suman, A. Sarkar, A. Srivastava, “Study of extended channel double gate TFET with injection of Ge quantum dot for extremely low power AI chip applications”, Micro and Nanostructures, 208849, 2026.
  • S. Suman, A. Srivastava, “Sensitivity analysis of DG-TFET based biosensor with injection of quantum dot”, Physica Scripta, 101(30), 305917, 2026.
  • S. Suman, A. Srivastava, “Study of quantum dot injected inside double gate IT-TFET for digital and analog chip applications”, Physica Scripta, 100(9), 095947, 2025.
  • S. Suman, A. Srivastava, A. Sarkar, “Comparative Study of Double Gate Inverted-T Shaped, TFET for Extremely Low Power Logic and Analog Circuit in AI Chips”, Silicon, 17(15), 3585–3600, 2025.
  • Jitendra Kumar, Yukio Miyasaka, Asutosh Srivastava, Masahiro Fujita, “Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 42(4): 1365–1378, 2023.

Conference Papers

  • S. Suman, A. Srivastava, “Study of dual extended sources double gate TFET for extremely low power applications”, 2025 IEEE 20th Nanotechnology Materials and Devices Conference (NMDC), pp. 17–21, 2025.
  • D. K. Panday, S. Suman, S. Khan, A. Srivastva, “Fabrication and characterization of alumina based resistive RAM for space applications”, 2024 IEEE 24th International Conference on Nanotechnology (NANO), pp. 253–257, 2024.
  • S. Suman, R. Kumar, A. Srivastva, “Inverted T-Shaped Tunnel Field-Effect Transistors for Extremely Low Power Chip Applications”, 2024 IEEE 24th International Conference on Nanotechnology (NANO), pp. 219–223, 2024.
  • Jitendra Kumar, Asutosh Srivastava, Masahiro Fujita, “Formal Analysis of Integer Multipliers by building Binary Decision Diagram of Adder Trees”, ISQED 2022, pp. 58–63.
  • Jitendra Kumar, Asutosh Srivastava, “Dynamic Variable Ordering during Algebraic Backward Rewriting for Formal Verification of Multipliers”, VLSID 2022, pp. 28–32.

Source: Google Scholar and dblp.org. This list may be incomplete.

Best Peer-Reviewed Publications

  • A. Srivastava et al., “Study of La-Incorporated HfO2 MIM Structure Fabricated Using PLD System for Analog/Mixed Signal Applications”, IEEE Transactions on Nanotechnology, Vol. 14(4), 2015, pp. 612–618.
  • A. Srivastava, P. Sarkar, C. K. Sarkar, “Study in variation of Gate Dielectric permittivity with different EOT on channel engineered Deep Sub-micrometer n-MOSFET Device for Mixed Signal Applications”, Microelectronics Reliability, Vol. 49(4), 2009, pp. 365–370.
  • D. Zade, S. Sato, K. Kakushima, A. Srivastava, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, C. K. Sarkar, H. Iwai, “Effects of La2O3 incorporation in HfO2 gated nMOSFETs on low-frequency noise”, Microelectronics Reliability, 51(4), 2011, pp. 746–750.

Book Chapter

Article in Section II (Nano-CMOS Technology), in J. E. Morris & K. Iniewski (eds.), Nanoelectronic Device Applications Handbook, CRC Press (Taylor & Francis), ISBN 9781466565234.

International Collaboration / Consultancy

  • Prof. Masahiro Fujita, VLSI Design and Education Center, University of Tokyo, Japan
  • Prof. Manoj Sachdev, Dept. of Electrical and Computer Engineering, University of Waterloo, Canada

National Collaboration

  • Inter-University Accelerator Centre (IUAC), New Delhi

Awards & Honours (international programmes)

Nanyang Technological University, SingaporeCERN, Switzerland / FranceDST-JSPS, Tokyo Institute of Technology, JapanJenesys, VLSI Design Center, University of TokyoIndo-US Science and Technology Forum (IUSSTF), Electrical Engineering, Yale University, USA

Members


Click a photo to open the full profile and publications.

Mr. Saket Suman
Ph.D. Scholar

Mr. Saket Suman

Ph.D.: VLSI & Microsystems (MISH) (pursuing), SC&SS, JNU, New Delhi – 110067

Email: Saketsuman88@gmail.com

Mr. Dharmendra Kumar Panday
Ph.D. Scholar

Mr. Dharmendra Kumar Panday

Current: Pursuing a Ph.D. in VLSI & Microsystems (MISH), SC&SS, JNU, New Delhi – 110067

Ph.D.: VLSI & Microsystems (MISH) (pursuing), SC&SS, JNU, New Delhi – 110067

M.Tech: Nanoelectronics, SCNS, JNU, New Delhi – 110067

M.Tech thesis: VLSI Lab, SC&SS, JNU, New Delhi – 110067

Email: dk290558@gmail.com

Dr. Kundan Singh
Ph.D. Alumnus

Dr. Kundan Singh

Current: Engineer-G, Inter-University Accelerator Centre (IUAC), GOI, New Delhi – 110067

Ph.D.: VLSI / Semiconductor, VLSI Lab, SC&SS, JNU, New Delhi – 110067

M.Tech: NIT Kurukshetra, Haryana

Dr. Lourembam Beloni Devi
Ph.D. Alumnus

Dr. Lourembam Beloni Devi

Current: Assistant Professor, NIELIT, Imphal

Ph.D.: VLSI / Semiconductor, VLSI Lab, SC&SS, JNU, New Delhi – 110067

M.Tech: CSIR-CEERI, Pilani

Dr. Jitendra Kumar
Ph.D. & M.Tech Alumnus

Dr. Jitendra Kumar

Current: Member of Technical Staff, AMD, Bangalore; Formal Verification Lead, Intel, Bangalore

Ph.D.: VLSI / Semiconductor, VLSI Lab, SC&SS, JNU, New Delhi – 110067

M.Tech: VLSI Lab, SC&SS, JNU, New Delhi – 110067

Dr. Rakesh Kumar
Ph.D. Alumnus

Dr. Rakesh Kumar

Current: Assistant Professor, University of Delhi

Ph.D.: VLSI / Semiconductor, VLSI Lab, SC&SS, JNU, New Delhi – 110067

M.Tech: Indian Institute of Space Science and Technology, Thiruvananthapuram

Mr. Pradeep Singh
M.Tech Alumnus

Mr. Pradeep Singh

Current: Pursuing Ph.D., Institute of Communications Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan

M.Tech: Nanoelectronics, SCNS, JNU, New Delhi

M.Tech thesis: VLSI Lab, SC&SS, JNU, New Delhi – 110067

BK
M.Tech Student

Mr. Bikash Kundu

M.Tech: VLSI Lab, SC&SS, JNU, New Delhi – 110067

Events

Contact


VLSI Lab, School of Computer & Systems Sciences

Jawaharlal Nehru University, New Mehrauli Road, New Delhi – 110067

Dr. Asutosh Srivastava (Room No. 12): asutosh@mail.jnu.ac.in · ashudel07@gmail.com